VNR VJIET
Create Library
Login
Home
Catalog
Search Catalog
Database A-Z
Top Collections
New Collections
My Account
Ask a Librarian?
Search
All
Audio/Visuals
Books
E-Books
E-Journals
Journals
News Clippings
Other
Publications
References
Software
Thesis
Default
Id
Title
Call No
ISBN
ISSN
ASIN
LCCN
DDC
OCLC
UPC
Author
Publisher
Category
Tags
Subject
Abstract
Description
Clear
Series:
Guided by JLV Ramanakumari
[
All
]
Page 1 of 1
Title
Authors/Editors
Publisher
Type
Copies
Implementation of Low Hardware 3-weight Pattern Generation for VLSI Testing
Year
:
2016
Series
:
Guided by JLV Ramanakumari
Call No
:
T63
Sushma Sindhuja Kashyap
VNR
Thesis
1
